
7
INDUSTRIAL TEMPERATURE RANGE
IDT821034 QUAD PCM CODEC WITH PROGRAMMABLE GAIN
Table 1. Description of Configuration Register
Table 2. Definition of Time Slot Register
Table 3. Relationship between BCLK Frequency and Time Slot Number
Bit
Name
Description
7
Register Indicator
Always ‘0’
6
5
4
3
2
1
0
Time Slot Bit 6
Time Slot Bit 5
Time Slot Bit 4
Time Slot Bit 3
Time Slot Bit 2
Time Slot Bit 1
Time Slot Bit 0
Bit 6-0 indicate which time slot is selected for the transmit/receive channel. Time
Slot 0 is aligned to FS.
BCLK Frequency
512 kHz
1.544 MHz
2.048 MHz
4.096 MHz
8.192 MHz
Number of Time Slot
8
24
32
64
128
Bit
Name
Value
Description
CR.7
Register Indicator
Always ‘1’
CR.6
CR.5
Mode Select 1
Mode Select 0
00
01
10
11
-Law CODEC Mode (This is global setting for all channels.)
A-Law CODEC Mode (This is global setting for all channels.)
SLIC/Gain Mode
Reserved (This mode should not be programmed for normal operation.)
CODEC Mode (CR.6 = ‘0’)
Timing Mode Select
0
1
Non-delay Mode (This is global setting for all channels.)
Delay Mode (This is global setting for all channels.)
CR.4
SLIC/Gain Mode (CR.6 = ‘1’)
SLIC/Gain Mode Select
0
1
Gain Mode
SLIC Mode
CR.3
CR.2
Channel Address 1
Channel Address 0
00
01
10
11
Select Channel 0 for CODEC or SLIC programming
Select Channel 1 for CODEC or SLIC programming
Select Channel 2 for CODEC or SLIC programming
Select Channel 3 for CODEC or SLIC programming
CODEC Mode (CR.6 = ‘0’)
Transmitter Select
Receiver Select
00
01
10
11
Channel power down
Channel power up with receive time slot assignment
Channel power up with transmit time slot assignment
Channel power up with both receive and transmit time slot assignment
SLIC Mode (CR.6 = ‘1’, CR.4 = ‘1’)
I/O_1 Configuration
I/O_0 Configuration
00
01
10
11
Configure I/O_1 as an output pin and I/O_0 as an output pin
Configure I/O_1 as an output pin and I/O_0 as an input pin
Configure I/O_1 as an input pin and I/O_0 as an output pin
Configure I/O_1 as an input pin and I/O_0 as an input pin
CR.1: Transmit/Receive
Select
0
1
Receive gain will be adjusted
Transmit gain will be adjusted
CR.1
CR.0
Gain Mode (CR.6 = ‘1’, CR.4 = ‘0’)
CR.0: MSB/LSB Select
0
1
Indicates the following 8 bits contain the 7 Least Significant bits of gain
adjustment coefficient
Indicates the following 8 bits contain the 7 Most Significant bits of gain
adjustment coefficient